

Transistors: Field-effect transistors

Eugeniy E. Mikhailov

The College of William & Mary




Week 8


Field-effect transistor (FET)

Junction-FET

NJFET




PJFET



Metal-Oxide-Semiconductor FET (MOSFET)

- gate is truly isolated
- there is a fourth terminal usually connected to source

NMOSFET



PMOSFET




FET pros

- very high input impedance
 - JFET - impedance $10^{12} \Omega$
 - MOSFET - impedance $10^{14} \Omega$
- thus very small current into the base (pA range)
- can operate bidirectionally
- as result very little power consumption for the biasing network

FET cons

- have large parameter spread

Let's focus on NJFET



General notes

- N-channel usually faster due to higher mobility of electrons vs holes
- current goes from drain to source (thus the names)
- drain and source are nearly identical
 - thus sometimes gate is centered on some diagrams



- can be used backwards with almost the same performance
- arrow indicates direction of the PN junction



- thus normal operation (low current into the gate) when $V_G < V_S$

NJFET gate voltage rules

V_p : pinch-off voltage (intrinsic parameter), $V_p < 0$ for NJFETs
it is called V_{th} :threshold voltage for MOSFETs

- $V_{gs} < V_p$
 - $I_D = 0$
- $V_{gs} > 0.6 \text{ V}$
 - device fails, remember about gate diode



- $V_p < V_{gs} < 0.6 \text{ V}$
 - normal operation
 - $I_d(V_{gs}, V_{ds})$

I_d vs V_{DS}


Linear region

- $V_{DS} < V_{GS} - V_p$
- $I_d(V_{DS}) = k(2(V_{GS} - V_p)V_{DS} - V_{DS}^2)$


Saturation region

- $V_{DS} > V_{GS} - V_p$
- $I_d(V_{DS}) = k(V_{GS} - V_p)^2$


k is a constant



Real I_d vs V_{DS} linear region




Real I_D vs V_{DS} linear region




- $V_{DS} < V_{GS} - V_p$
 - $I_D(V_{DS}) = k(2(V_{GS} - V_p)V_{DS} - V_{DS}^2) \approx 2k(V_{GS} - V_p)V_{DS}$

Real I_d vs V_{DS} saturation region



I_{DSS} saturation drain current, depends on V_{GS} and V_p

Real I_d vs V_{DS} saturation region



- $V_{DS} > V_{GS} - V_p$
 - $I_d(V_{DS}) = k(V_{GS} - V_p)^2$

I_{DSS} saturation drain current, depends on V_{GS} and V_p

Reading the specifications

2N3958


Vishay Siliconix




SPECIFICATIONS (T _A = 25°C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ ^a	Max	
Static						
Gate-Source Breakdown Voltage	V _{(BR)GSS}	I _G = -1 μA, V _{DS} = 0 V	-50	-57		V
Gate-Source Cutoff Voltage	V _{GS(off)}	V _{DS} = 20 V, I _D = 1 mA	-1.0	-2	-4.5	
Saturation Drain Current ^b	I _{DSS}	V _{DS} = 20 V, V _{GS} = 0 V	0.5	3	5	mA
Gate Reverse Current	I _{GSS}	V _{GS} = -30 V, V _{DS} = 0 V		-10	-100	pA
		T _A = 150°C		-20	-500	
Gate Operating Current	I _G	V _{DG} = 20 V, I _D = 200 μA		-5	-50	pA
		T _A = 125°C		-0.8	-250	
Gate-Source Voltage	V _{GS}	V _{DG} = 20 V, I _D = 200 μA	-0.5	-1.5	-4	V
		I _D = 50 μA			-4.2	
Gate-Source Forward Voltage	V _{GS(F)}	I _G = 1 mA, V _{DS} = 0 V			2	
Dynamic						
Common-Source Forward Transconductance	g _{fs}	V _{DS} = 20 V, V _{GS} = 0 V f = 1 kHz	1	2.5	3	mS
Common-Source Output Conductance	g _{os}			2	35	μS

V_{GS(off)} is the same as V_p



NJFET voltage controlled divider




NJFET compensated voltage controlled divider



NJFET constant current source




FET source follower




$$V_{out} = \frac{R_s}{R_s + 1/g_m} V_{in}$$
$$V_{out} > V_{in}$$

Common-Source Forward Transconductance vs. Drain Current



FET source follower improved



$$V_{out} = V_{in}$$

$$V_{out} = V_{in}$$