Flip-Flops

Outline:

- 2. Timing noise
 - \rightarrow Signal races, glitches
 - \rightarrow FPGA example ("assign" \rightarrow bad)
- Synchronous circuits and memory
 - \rightarrow Logic gate example
- 4. Flip-Flop memory
 - \rightarrow RS-latch example
- D and JK flip-flops
 - \rightarrow Flip-flops in FPGAs
- Synchronous circuit design with FPGAs
 - → FPGA example ("always" → good).
 - \rightarrow Parallel circuit design with FPGAs.

Timing noise

Amplitude Noise

A digital circuit is very immune to amplitude noise, since it can only have two values (Low or High, True or False, 0 or 1). Digital electronics circuits typically have error rates smaller than 1 part in 10⁹ (no error correction).

Timing Noise

Just like an analog circuit, a digital circuit can experience timing noise. Fortunately, good clocks are cheap and easily available, and a good design will eliminate the effects of timing noise.

Timing issues/errors can easily produce amplitude noise (bit errors).

Signal Race

The timing delays produced by wires and logic gates can produce unwanted (illogical) outputs.

Example: 3-input NAND date



Signal Race

The timing delays produced by wires and logic gates can produce unwanted (illogical) outputs.

Example: 3-input NAND date



Signal Race

The timing delays produced by wires and logic gates can produce unwanted (illogical) outputs.

Example: 3-input NAND date



Signal Race with Glitch



XOR

А	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

Time

[Figure adapted from *Principles of Electronics: Analog & Digital* by L. R. Fortney]

Signal Race with Glitch



XOR

А	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

Time



Glitches with FPGAs

Quartus II will simulate glitches

```
1 ■module adder_assign(input1, input2, result);
2 input [3:0] input1;
3 input [3:0] input2;
4 output [4:0] result;
5 
6 assign result = input1 + input2;
7 
8 endmodule
9
```

		Value	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns
	Name	0 F	0 ps				
D	🖃 input1	B OC		0000	X	1111 X	0000
▶1	–t1[3]	BI					
₽ 2	t1[2]	BI					
3	–t1[1]	BI					
a 4	∟t1[0]	BI					
₫5	🗐 input2	B OC		0000	X	1111 X	0000
▶6	t2[3]	BI					
₽7	t2[2]	BI					
₽8	t2[1]	BI					
₽9	∟t2[0]	BI					
10	🖃 result	B 00		00000		X00010 💥 11110) (11100)
💿 11	ult[4]	BI					
12	—ult[3]	BI					
13	ult[2]	BI					
14	ult[1]	BI					
💿 15	└ult[0]	BI					
			1			glitche	S

Asynchronous Design

Asynchronous design requires very careful attention to signal delays to avoid producing glitches and other spurious signals.

Glitches will produce false data and can produce very wrong results

e.g. a glitch on the most-significant-bit will produce a factor of 2 error.

Asynchronous design can produce very fast digital circuits, but is generally avoided due to more difficult design.

Synchronous Design

The use of **memory** and a **clock** can eliminate signal races and glitches.



Basic flip-flop operation

The flip-flop will record and output the value at the input if the **clock** is HIGH. If the **clock** goes LOW, then the flip-flop does not change its value or output.



Synchronous Timing



D-type Edge-Triggered Flip-Flop

Generally, the flip-flop changes state on a clock signal "edge", not the level. The flip-flop takes the value *just before* the clock "edge".





For 74LS74: minimum $t_s = 20 ns$ minimum $t_h = 5 ns$

FUNCTION TABLE

	INPUT	S		OUTF	PUTS
PRE	CLR	CLK	D	۵	ā
L	Н	X	Х	н	L
н	Ļ	×	х	L	н
L	L	x	Х	нt	Ht.
н	н	t	н	н	L
н	н	t	L	L	н
н	Н	L	Х	Q ₀ .	0 <u>0</u>

[Texas Instruments 74LS74 flip-flop datasheet]

Note: A flip-flop saves information (i.e. 1 bit); it does not modify it.

D-type Edge-Triggered Flip-Flop

Generally, the flip-flop changes state on a clock signal "edge", not the level. The flip-flop takes the value *just before* the clock "edge".



Note: A flip-flop saves information (i.e. 1 bit); it does not modify it.

Synchronous Timing (revisited)



Basic flip-flop: the SR latch



 $\overline{R} = 0 \& \overline{S} = 0$:

For S = 0 & assume Q = 0 → Q = 1.
S = 0 & assume Q = 1 → Q = 1.

Logic table

\overline{S}	\overline{R}	Q	$\bar{\mathcal{Q}}$
1	1	Q_0	\overline{Q}_{0}
0	1	1	0
1	0	0	1
0	0	1	1

Basic flip-flop: the SR latch



Logic table

Ī	5	\overline{R}	Q	$\overline{\mathcal{Q}}$
1		1	\mathcal{Q}_{0}	$\bar{Q}_{\scriptscriptstyle 0}$
0)	1	1	0
1		0	0	1
0)	0	1	1

Q₀ = value before S&R changes

 $\overline{R} = 0 \& \overline{S} = 0:$ $\overline{S} = 0 \& \text{ assume } \overline{Q} = 0 \rightarrow Q = 1.$ $\overline{S} = 0 \& \text{ assume } \overline{Q} = 1 \rightarrow Q = 1.$ $\overline{R} = 0 \& \text{ assume } Q = 0 \rightarrow \overline{Q} = 1.$ $\overline{R} = 0 \& \text{ assume } Q = 1 \rightarrow \overline{Q} = 1.$ $\overline{R} = 0 \& \text{ assume } Q = 1 \rightarrow \overline{Q} = 1.$

Basic flip-flop: the SR latch



R = 0 & **S** = 1:

For S = 1 & assume Q = 0 → Q = 1.
S = 1 & assume Q = 1 → Q = 0.

Logic table



consistent

Basic flip-flop: the SR latch



Logic table



Q₀ = value before S&R changes

 $\overline{\mathsf{R}}=0 \And \overline{\mathsf{S}}=1 \xrightarrow{} \mathsf{Q}=0 \And \overline{\mathsf{Q}}=1$

R = 0 & **S** = 1:

>
$$\overline{S} = 1$$
 & assume $\overline{Q} = 0$ → $Q = 1$.

$$S = 1 \& assume Q = 1 \rightarrow Q = 0.$$

Basic flip-flop: the SR latch



Logic table



Q₀ = value before S&R changes

R = 1 & **S** = 0:

→ The opposite of $\overline{R} = 0 \& \overline{S} = 1$ by symmetry.

Basic flip-flop: the SR latch



R = 1 & **S** = 1:

For S = 1 & assume Q = 0 → Q = 1.
S = 1 & assume Q = 1 → Q = 0.

Logic table



Basic flip-flop: the SR latch



Logic table





Basic flip-flop: the SR latch



Logic table





SR Latch Switch Debouncer

SR latch flip-flops are not used much for memory, but they are used for debouncing switches.

Switch Bounce:

When a switch is toggled it will not go smoothly from HIGH to LOW, or vice versa.



Clocked D-type Latch



Logic table



Clock Circuit Analysis:

$$\begin{array}{c} \succ & C = 1 \& D = 1 \rightarrow \overline{S} = 0 \& \overline{R} = 1. \\ & C = 1 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 0. \end{array}$$

$$\begin{array}{c} \succ \quad C = 0 \& D = 1 \rightarrow \overline{S} = 1 \& \overline{R} = 1. \\ C = 0 \& D = 0 \rightarrow \overline{S} = 1 \& \overline{R} = 1. \end{array}$$

Clocked D-type Latch









Clocked D-type Latch









Master-Slave D-type Flip-Flop



Note: The flip-flop triggers on a the falling edge of the clock.

74LS74 D-type edge-triggered flip-flop



	INPUT	'S		OUT	PUTS
PRE	CLR	CLK	D	۵	ā
L	Н	×	Х	н	Ļ
н	L	×	х	L	Н
L	L	x	Х	H	H [‡]
н	Н	t	Н	н	L
н	н	t	L	L	н
н	н	L	Х	Q ₀ .	0 <u>0</u>

[Texas Instruments 74LS74 flip-flop datasheet]

Both \overrightarrow{PRE} and \overrightarrow{CLR} behave like \overrightarrow{S} and \overrightarrow{R} inputs, respectively, on the SR latch.

IMPORTANT: Both PRE and CLR must be high for normal D-type operation.

Note: The flip-flop triggers on the rising edge of the clock.



74LS74 D-type edge-triggered flip-flop

FUNCTION TABLE

	INPUT	'S		OUTF	PUTS
PRE	CLR	CLK	D	۵	ā
L	н	×	Х	н	L
н	L	×	х	L	н
L	L	x	Х	нt	H,
н	н	t	Н	н	L
н	н	t	L	L	н
н	Н	L	Х	Q ₀ .	0 <u>0</u>

[Texas Instruments 74LS74 flip-flop datasheet]

Both $\overrightarrow{\mathsf{PRE}}$ and $\overrightarrow{\mathsf{CLR}}$ behave like $\overrightarrow{\mathsf{S}}$ and $\overrightarrow{\mathsf{R}}$ inputs, respectively, on the SR latch.

IMPORTANT: Both PRE and CLR must be high for normal D-type operation.

Note: The flip-flop triggers on the rising edge of the clock.



JK-type flip-flop



JK-type flip-flops are used in counters.

Flip-flops in FPGAs

Architecture of a single Logic Element



FPGAs are already set-up for synchronous circuit designs

Flip-flops in FPGAs

Architecture of a single Logic Element



FPGAs are already set-up for synchronous circuit designs

Synchronous programming in Verilog (I)

```
module adder always(clock, input1, input2, result);
1
        input [3:0] input1; // 4-bit input, first number
input [3:0] input2; // 4-bit input, second number
2
3
4
5
        input clock; // 1-bit clock input
 6
7
        output reg [4:0] result; // 5-bit output register
8
       always@(posedge clock) // performs this section on the positive clock edge
9
10
             begin
          result = input1 + input2; // Standard 4-bit addition
11
12
             end
13
14
     endmodule
15
```

Synchronous programming in Verilog (I)



Synchronous programming in Verilog (I)



Read as "always at the positive clock edge do the following ... "

"always" is the core command for synchronous programming, it should be used as frequently as possible.

"assign" should be used as little as possible. It is only useful for DCtype signals (signals that don't change).

Synchronous programming in Verilog (II)

Quartus II circuit simulation

		0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns	70.0 ns	80.0
	Name	0 ps J								
▶0	clock									
1	🖃 input1		0000	11 [.]	11 X		000	00		
₽ 2	t1[3]									
3	–t1[2]									
a 4	t1[1]									
₽5	└t1[0]									
6	🖃 input2		0000	X 11	11 X		000	00		
₽7	t2[3]									
₽8	t2[2]									
⊡> 9	t2[1]									
⊡> 10	└t2[0]									
a 11	🖃 result			00000		X	11110	ж	00000	
12	—ult[4]							٦		
13	—ult[3]									
14	—ult[2]									
15	ult[1]							٦		
💿 16	└─ult[0]									

Synchronous programming in Verilog (II)

Quartus II circuit simulation



No more glitches

How did the FPGA implement the circuit?

Tools > Netlists > Technology Map Viewer



How did the FPGA implement the circuit?



Always use "always"

– A. Stummer, U. of Toronto.

Parallel programming in Verilog

 \succ The "always" structure is used for exploiting the parallel processing features of the FPGA.

Parallel processing must almost always be synchronous if several processes exchange data.

Parallel and Sequential processing examples:

<u>Sequential</u>
always@ (negedge clock)
begin
a = b;
c = a;
end

<u>Parallel</u>					
always@ (negedge clock)					
begin					
a <= b;					
c <= a;					
end					

Parallel programming in Verilog

 \succ The "always" structure is used for exploiting the parallel processing features of the FPGA.

> Parallel processing must almost always be synchronous if several processes exchange data.

Parallel and Sequential processing examples:

